In this paper we study the optimization of interleaved MachZehnder silicon carrier depletion electro-optic modulator. Following the simulation results we demonstrate a phase shifter with the lowest figure of merit (modulation efficiency multiplied by the loss per unit length) 6.7V-dB. This result was achieved by reducing the junction width to 200 nm along the phase-shifter and optimizing the doping levels of the PN junction for operation in nearly fully depleted mode. The demonstrated low FOM is the result of both low V π L of ~0.78 Vcm (at reverse bias of 1V), and low free carrier loss (~6.6 dB/cm for zero bias). Our simulation results indicate that additional improvement in performance may be achieved by further reducing the junction width followed by increasing the doping levels. 
Introduction
During the last decade silicon nanophotonics is emerging as a key platform for the miniaturization of various optical devices and systems. The introduction of electro-optic functionalities into complementary metal-oxide-semiconductor (CMOS) technology holds a great promise for monolithic integration of electrical and optical components on the same chip and enables the realization of miniaturized, integrated photonic circuitry. Taking advantage of both the robust nano electronics technology and the mature, well established silicon fabrication process, CMOS manufacturing is expected to provide a reliable solution for developing high yield, large scale and low cost active nanophotonic devices.
One of the critical elements for on-chip photonic applications is the silicon electro-optic (EO) modulator. Due to weak EO effect, optical signal modulation in silicon is often achieved via the free carrier (FC) plasma dispersion effect, where the changes in free-carriers concentration induce variations in both real and imaginary parts of the complex refractive index [1] . Among other potential solutions, such as incorporation of various EO polymers [2] and germanium [3, 4] into the silicon platform, the FC-effect based devices show higher degree of CMOS compatibility and fabrication simplicity. For these reasons, nowadays common construction of silicon EO modulators relies on the incorporation of electrical diode operating under forward (injection) or reverse (depletion) bias conditions into photonic structures such as microring resonators or Mach-Zehnder interferometers (MZI) [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] , having the role of converting the induced refractive index changes in the silicon waveguide to an optical intensity modulation at the modulator output. Typically, the operation in depletion mode provides higher modulation speed and lower power consumption as compared to injection type devices due to majority carriers drift process at reverse bias and negligible leakage current, respectively [5] . As for the optical design, a MZI configuration offers higher bandwidth and robustness at the expense of larger footprint compared to resonant photonic structures [5] .
Traditional challenges in optimization of silicon EO modulators are related to the weak nature of the plasma dispersion effect and the inevitable optical losses induced by the freecarrier absorption. The electro-optic modulation efficiency is usually quantified by the π-phase-shift voltage-length product (V π L) with the goal of reducing this parameter as much as possible. In the case of depletion-mode PN junction based modulators, the crucial factors for obtaining high modulation efficiency are related to the doping profile of the junction and the degree of the overlap between the space charge regions of the diode and the optical mode [10] [11] [12] [13] [14] . Therefore, in the conventional approach of using vertical or horizontal PN junction configurations, the efficiency of EO modulation is highly dependent on the junction position within the waveguide with the goal of aligning the depletion region variations to match the maximum of the optical mode intensity. Misalignment of junction position would typically result in low modulation efficiency. Recently, the concept of periodically interleaved PN junctions arrangement, where the P-and the N-type regions of the diode alternate along the waveguide, was outlined and experimentally demonstrated for the construction of EO silicon modulators [14] [15] [16] [17] [18] . The distinctive improvement of this interleaved configuration compared to the lateral designs is associated with better light-carrier overlap and higher junction misalignment tolerance, because upon the application of reverse bias the depletion regions of the interleaved junctions are extended along the optical propagation direction rather than across the waveguide. As a result, the carrier depletion areas would be greatly overlapped with the optical signal inside the waveguide.
In addition to modulation efficiency optimization, not of lesser importance is to minimize the optical losses of the structure [10-14, 19, 20] . Generally speaking, the minimization of optical losses is considered as an essential step toward optoelectronic link budget optimization. In the case of free carrier dispersion mechanism, there is a fundamental tradeoff between the optical loss and the attainable modulation efficiency, since the realization of higher doped PN junction with stronger contribution to the plasma dispersion effect would commonly come at the expense of higher absorption and limited extinction ratio of the modulator. Therefore, the optimization of modulation efficiency and the appropriate doping design should take into account both considerations of reducing the V π L value and at the same time keeping the optical loss of modulator as low as possible [10-14, 19, 20] . As a result, an important figure of merit (FOM) for the design of carrier based EO modulators is the multiplication of V π L parameter and the optical loss per unit length.
In this work we present the study a carrier depletion silicon electro optic modulator with the goal of minimizing the loss-efficiency FOM. We verify the simulation results by fabricating an asymmetric MZI optical configuration where a phase-shifter is realized by a periodically interleaved array of PN junctions operating in reverse bias. By reducing the junction width, together with optimizing the doping levels and doping profile, we obtain high efficiency modulation together with very low free carrier loss, leading to a very low FOM in the order of ~6.7 V-dB. This value is currently the lowest among the carrier depletion type silicon EO modulators operating in MZI configuration.
Diode design and optimization
As mentioned above, we adopted the concept of interleaved PN junctions for the construction of the phase-shifter (Fig. 1) . It was previously demonstrated [14] [15] [16] [17] [18] , that interleaved configuration provides higher overlap between the carrier depletion regions and the optical waveguide mode compared to the lateral PN junction approach. As a starting point we calculate the modulation efficiency (V π L), free carrier optical loss, and FOM (efficiency-loss) of the phase shifter as a function of the doping concentration for various junction widths (W), as shown in Fig. 2 . To study the design trends we assumed a step junction with symmetric doping profile. This simplification will be released later on when we discuss actual device fabrication. Throughout the simulations we used the maximum drive voltage of 1V corresponding to the modern CMOS manufacturing technology nodes. Refractive index modulation and free carrier loss of the junction were derived by Soref empirical formula for operation wavelength of 1.55μm [1] . The efficiency-loss FOM was calculated taking into account the maximal freecarrier loss at zero bias and the modulation efficiency at reverse bias of 1V. By observing Fig.  2(a) , we notice the following trends. First, for low doping levels, the modulation efficiency is negligible, i.e V π L goes to infinity. This is because the junction is already fully depleted at zero bias and thus no modulation occurs. As we increase the doping, the modulation efficiency rapidly improves, because the junction is no longer fully depleted at zero bias and thus its width varies under the application of reverse bias. This rapid improvement continues up to a turning point in the slope of the curve (marked by a red star). This turning point is obtained when the depletion width under the application of the operation reverse bias (1V) exactly matches the physical junction width (W). We define this turning point as the fulldepletion operation condition (FDOC). Beyond this point, the modulation efficiency still improves with the increase in doping level, but at a much lower rate. Clearly, the FDOC point depends on the W -reducing the junction width allows achieving the FDOC point at a higher doping level, with the benefit of reducing the V π L. Naively, one would seek to increase the doping as much as possible, in order to improve the modulation efficiency. However, further increase of the doping level beyond the FDOC leads to a significant loss due to free carrier absorption ( Fig. 2(d) ). This loss penalty degrades the device performances. Therefore, the optimization of the doping concentration should be calculated based on the efficiency-loss FOM [11, 14, 19, 20] . In Fig. 2 (c) we plot this FOM against the doping concentration for several values of junction widths. Observing Fig. 2 (c), we notice the existence of an optimal doping concentration for each junction width. The optimum occurs at the FDOC point, where the maximal depletion region width at reverse bias match of the junction dimensions (W) and therefore allowing a significant portion of the waveguide volume to contribute to refractive index modulation. Considering fabrication tolerances, it seems to be more practical to choose doping levels slightly above the FDOC point. This is because a minor reduction in doping concentration below the FDOC point results in severe degradation in modulation efficiency as evident by the abrupt increase in V π L, implying the need for a much longer phase-shifter. On the other hand, slight increase in doping level above the FDOC point has only a little effect on the FOM side by side with lower V π L. Additionally, from Fig. 2 (c) we notice that the optimal FOM can be improved by choosing smaller values of W. This is because reducing the junction width allows the use of higher doping concentrations for operation near the FDOC point, and as a result provides higher modulation efficiency without increasing the optical absorption at fully depletion operation condition.
Together with the optimization of modulation efficiency and FOM, another important performance metric of silicon electro-optic modulator is the operation speed of the device. Nowadays, the state of the art commercial modulators are expected to operate at tens of Gb s −1 regime and to support the ever-increasing bandwidth demand of modern communication networks. The high-speed performance of the MZI modulator depends on careful design and optimization of traveling-wave coplanar waveguide (CPW) electrodes, optical waveguide properties, doping profile (level) and electrical parameters of PN junction integrated into the phase-shifter [12, 14, 17, 21, 22] . A common RF design approach in MZI modulators is based on modeling the phase-shifter as a capacitive-load transmission line (TL), where typical optimizations include a) obtaining similar velocity for microwave and optical signals, b) minimizing transmission-loss as much as possible and c) matching the characteristic impedance of TL to driver impedance and to termination resistor. For depletion-type modulators the capacitive-load is represented by junction capacitance and serial resistance of the diode, which values are highly dependent on doping concentration and junction dimensions [12, 14, 17, 21, 22] . In the case of interleaved phase shifter design, the optimization of modulation efficiency and FOM is directly related to reducing the junction width with consequent employment of higher doping level in order to perform near the fully depleted operation condition (as discussed previously, see Fig. 2 ). As a result, one could expect a trade-off between obtaining higher modulation efficiency and increase of junction capacitance, which in turn implies higher delay of transmission line and lower operation speed. According to Fig. 3(a) , for doping concentration below the FDOC point the intrinsic 3dB bandwidth of increases with the doping concentration primarily due the reduction in serial resistance, whereas the capacitance is kept constant because the junction remains fully depleted for reverse bias of 1V. A turning point in the slope of the curve can be clearly observed at FDOC point. For higher doping levels beyond the FDOC point, the bandwidth is still improved, however at a considerably slower rate. This corresponds to the fact that together with the continuous reduction in serial resistance, the capacitance is increased, because the junction is already not fully depleted and the depletion regions shrink with the increase in doping concentration. Moreover, by observing Fig. 3 one could notice the reduction of bandwidth as a result of using smaller junctions, demonstrating the tradeoff between modulation efficiency, FOM and operation speed. Therefore, we believe that it would be not beneficial (in terms of bandwidth) to reduce the junction width of the phase shifter much below 100nm.
Based on these observations, we turn into the design of our modulator with the goal of achieving low value of efficiency-loss FOM. First, taking into account the limitation of our lithography process and the need for potentially high bandwidth we set the width of doped regions to be 200nm. Additionally, we considered the maximal operation voltage of 3V as a compromise between the desire for low voltage operation and the need for short phase-shifter length. Figure 4 presents the calculated V π L and FOM of a phase shifter with embedded 200nm wide interleaved junctions. We assumed a step junction with a symmetric doping profile, and the results are presented for various reverse biases as a function of doping concentration.
As can be seen, the modulation efficiency slightly reduces with the increase in operation voltage, as evident by the increase in V π L. This result, which was also reported in previous works [14] , is due to the fact that the depletion region width varies with the operation voltage in a sub linear fashion. Additionally, we also note that the FOM increases with the operation voltage. This is not only because of the increase in V π L but primarily because of considering the worst-case scenario in which the loss was taken at zero bias for any application voltage. In practice, the degradation of the FOM with the increase in operation voltage may become less prominent if one uses loss values calculated at half of the maximal voltage as proposed by [19] . Taking into account the calculated confinement factor of optical mode in silicon waveguide core to be ~0.84, in agreement with the waveguide cross section dimensions of Fig. 1, we estimated (Fig. 4) the doping concentration at FDOC point under reverse bias of 3V to be 17 3 2.4 10 cm − ⋅
. As mentioned above, we chose to work with doping levels slightly beyond the simulated FDOC point and designed the ion implantation process to obtain dopants concentration in the order of 17 3 4 10 cm − ⋅ . While the above discussion was based on the assumption of symmetric step junction, the real doping profile deviates from this ideal scenario. In order to precisely estimate the doping profile of our designed device, we used a commercial software package SILVACO to simulate different aspects of the fabrication process including the ion-implantation, annealing and dopants diffusion (ATHENA module),together with static electrical simulations of a junction segment under application of different reverse biases (ATLAS module). To simulate the ion-implantation both for Boron and Phosphorus dopants we assumed a 20nm thick screening oxide layer, similar to our actual fabrication parameters, and used the dual Pearson model to take the ion-channeling effect into account.The subsequent annealing and dopants drive processes were simulated based on fully-coupled pair diffusion model which includes two-way interactions between the diffusion of dopants and diffusion of the points defects. After obtaining a doping profile at thermodynamic equilibrium, we moved towards the electrical analysis, where the program (ATLAS) numerically solves the coupled Poisson's equation and the charge continuity equation for electrons and holes to simulate the free carriers distribution inside the junction for different bias conditions. The following semiconductor physics models, namely the Shockley-Read-Hall and Auger recombination models with doping-dependent lifetime, the doping-dependent and field-dependent mobility model and the silicon bandgap narrowing model were included in the electrical simulations. By using Soref's empirical formula [1] and the data presented in Fig. 5(c) , we calculated the free carrier loss profiles and the refractive index variation along the waveguide direction for a single diode segment (Fig. 5(b) and 5(d) ). Based on these results we estimated the effective refractive index modulation in the silicon waveguide by integrating the refractive index changes over the junction width and normalized this value to the diode width (e.g. 200nm). We found the net refractive index variation contributed by a single PN junction with doping concentrations of . In a similar manner we found the amount of free carriers optical loss in the waveguide (Fig. 5(b) ), and obtained attenuation constants of 0.54 dB/mm and 0.12 dB/mm for zero and reverse bias of 3V respectively. For lower reverse bias operation of 1V, which is now desired by many electronic systems [18, 19] , the simulations predict net refractive index changes of with free carriers optical loss of 0.39 dB/mm.
Device fabrication
Our device was fabricated using SOI substrate with 250nm thick silicon device layer on top of a 2 μm thick buried oxide. First, we applied a p-type base doping level in the silicon device layer by a single peak boron implantation ( 13 2 1.3 10 cm D − = ⋅ , 45 kV E = ) through a thin (~20nm) thermally grown silicon oxide layer for preventing channeling of light boron dopants. Following the implantation, the sample was annealed for 45min at 1000̊ C. Next, the optical structure consisting of an asymmetric MZI was defined by e-beam lithography (Raith 150 eLine) followed by 170nm deep reactive ion etching of silicon (Oxford Plasmalab 100) to transfer the pattern into device layer. We used both Y-splitters and multi-mode interference (MMI) devices to split and combine the optical beam and observed decent operation in both configurations. The constructed 500nm wide and 240nm high silicon waveguide with a rib thickness of 70nm supports a single TE (in-plane) polarized optical mode. The periodically interleaved PN junctions were created in both arms of the MZI in order to balance the optical loss. For this reason, phosphorus (Ph) dopants were implanted into the p-type silicon waveguide using a 200nm thick aluminum mask of the interleaved configuration, which was realized by e-beam lithography and lift-off processes. We performed two peaks phosphorus implantation ( kV E = ) in order to form homogeneous Ph concentration all over the n-type areas and to vertically align a metallurgical junction of the diode to be perpendicular to the light propagation direction in the waveguide (Fig. 6(a) ). The actual B and Ph doping concentrations were derived from 4-probe resistivity measurements and were found to be 17 3 4.3 10 cm To test the formation of interleaved doping pattern and the alignment of the junction array along the waveguide we performed a selective shallow etching of Boron (p-type) areas of test sample using buffered HF solution (BHF). Silicon can be dissolved in HF solution both by electrochemical [23] and by metal assisted etching [24] . Both techniques rely on the presence of holes (h + ) at the silicon interface, where either external bias or metal catalysts are typically employed for achieving substantial etching rate. Here, in order to reveal the interleaved junction profile of the phase-shifter we were interested in slow process to perform only a shallow (~tens of nanometers) etching of silicon. Therefore, we used neither voltage bias nor metallic catalysts during the etching and mostly relied on the presence of free holes in the semiconductor itself. Consequently, the etching rate was dramatically reduced, so that we experimentally observed ~80nm thick, selective etching of p-type silicon area after dipping the sample in BHF for two hours (see Fig. 6(b) ). According to result presented in Fig. 6(b) , the formation of the interleaved doping pattern along the phase shifter could be easily observed, including ~70 nm extension of the junction into the rib areas. To the best of our knowledge this is the first time that such a selective etching method is applied for the visualization of the junction geometry. Finally, ohmic contacts were formed by deposition and alloying aluminum electrodes (420̊ C) on top of the highly doped silicon areas, which were located 1μm away from the waveguide. An optical microscope image of a typical fabricated device is shown in Fig. 7 : Fig. 7 . Optical microscope top view of the fabricated device. The MZI waveguides and the contact pads can be clearly observed.
Device characterization
The modulation efficiency and the FOM values of the fabricated device were estimated from the optical transmission spectra measurements taken under several reverse biases. The transmission spectrum at each operation voltage was measured by butt coupling a TE polarized light from a tunable laser source (Agilent 81680A) into the input facet of the waveguide using a polarization maintaining lensed fiber with mode size of ~2.5μm. At the output facet, the optical signal was collected with a similar fiber and detected by an external InGaAs photodetector (Agilent 81634a). Figure 8(a) shows the measured transmission spectra of an unbalanced (160μm difference) MZI-modulator with a 1.4mm long phase shifter at different reverse biases. The reverse bias was applied to a single arm of the MZI while the other arm was fixed at zero bias. Results are normalized to a reference undoped waveguide. The insertion loss is estimated to be ~4 dB which is the results of slightly less than 1.5dB loss in each of the two Y splitters (estimated from independent near field scanning optical microscope measurements) and free carrier absorption loss (~1 dB, shown later in Fig. 9 ). The relative phase shift Δφ as a function of reverse bias was extracted from the transmission spectra by using the relation Δφ 2π Δλ / FSR = ⋅ , where Δλ is the relative wavelength shift due to the application of reverse bias, and FSR is the free spectral range of unbalanced MZI structure that was found to be 3.36nm. Based on the experimental data extracted from Fig. 8(a) , we calculated the refractive index changes in the phase shifter to be To experimentally test the efficiency-loss FOM of our device we characterized the free carrier loss of the fabricated phase shifter, by performing transmission measurements of the device for different reverse voltages, when the same bias was applied to both arms of the MZI. Under such a configuration, we anticipate similar phase accumulation in both arms of the interferometer with negligible wavelength shift, while at the same time the transmission amplitude is expected to vary according to degree of carrier depletion inside the waveguide. Figure 9 shows the experimental results of the free carrier loss measurements. Fig. 9 . a) Transmission spectrum measurements of a 1.4mm long phase shifter at different operation voltages, when the reverse bias is applied on both arms of MZI. b) Free carrier loss derived from Fig. 9(a) by measuring the differences in peak transmission as a function of the reverse bias. Results were obtained by averaging over five consecutive transmission peaks. The free carrier loss at reverse bias of 5V is estimated from the process simulations using the measured doping levels. For comparison, we also plot the simulated free carrier loss curve.
According to Fig. 9(a) , the measured spectra show negligible wavelength shift when the operation voltage applied to both arms of the modulator, as expected. Additionally, one can observe an increase in transmission for applied reverse bias up to ~3V, and its saturation for higher reverse bias. We attribute the saturation to nearly fully depleted operation, where the free carrier absorption in the phase shifter becomes insignificant compared to the other loss mechanisms and therefore the transmission is independent on applied voltage. Figure 9(b) shows the measured free carrier loss for different reverse voltages as extracted from the transmission peaks of Fig. 9(a) , alongside with the calculated curve. Small residual loss can still be observed at high reverse bias values. In the junction there are always free carriers at the region close to the far edge of the depletion layer. This is a direct result of the majority carrier concentration which gradually decreases following the Fermi-Dirac statistics. However, their effect is negligible. Very rapidly the concentration reduces below ~10 17 cm −3
providing negligible free carrier loss. Yet, this concentration is high enough to enable effective charging of the full depletion layer. To verify the marginal effect of the carriers we measured the loss at even high voltage and could not observe any change in transmission. Moreover, we could not observe significant transmission difference between undoped MZI and our device under large reverse bias. Clearly, the slight difference in loss (if any) is screened by variations in coupling condition from the external fibers to the device. Overall, the measured data agree well with the simulated curve. The small differences can be explained by the fact that the simulated curve is extracted from a 1-D model. Based on the measured V π Lof 0.78 V-cm, and the free carrier loss at zero bias of 6.6 dB/cm, we can now calculate the efficiency-loss FOM of our device to be in the order of 6.7 V-dB. This is the lowest FOM value reported in the literature so far for carrier depletion silicon MZI modulator.
Conclusions
In summary, we demonstrated the design, optimization and experimental characterization of a silicon carrier-depletion MZI EO modulator with the lowest efficiency-loss FOM of about 6.7V-dB. This result was obtained by the use of the periodically interleaved phase shifter configuration with small junction width of 200 nm. The doping levels were optimized in order to operate in nearly fully depleted mode. By doing so, free carrier loss can be significantly reduced.
Additionally, we provide guidelines for the optimization of the device parameters and show that optimum is obtained for operation near the FDOC point. It is also shown that the FOM can be improved by further reduction of the junction width, followed by increasing the doping levels. This will also have a beneficial effect on the modulation efficiency, which in turn will allow the implementation of a shorter phase shifter and/or the operation under even smaller bias. Based on our demonstration results, and given the fact that the interleaved configuration was shown to operate in tens of GHz regime [14] [15] [16] [17] [18] , we believe that the design considerations and the experimental results presented in this work can benefit the construction of silicon EO modulators with high modulation efficiency and low loss. While the current device was not optimized for high speed operation (e.g. high contact resistance), our future work will also address the bandwidth of the device.
